

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Tommy K. Eng

Appl. No.: 10/040,852

Filed: December 28, 2001

For: Creating Optimized Physical

Implementations from High-Level Descriptions of Electronic Design

Using Placement Based Information

Confirmation No.: 4831

Art Unit: 2825

Examiner: Thuan V. Do

Atty. Docket: 2210.0020002

Information Disclosure Statement

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

Listed on accompanying Form PTO-1449 are documents that may be considered material to the examination of this application, in compliance with the duty of disclosure requirements of 37 C.F.R. §§ 1.56, 1.97 and 1.98.

Where the publication date of a listed document does not provide a month of publication, the year of publication of the listed document is sufficiently earlier than the effective U.S. filing date and any foreign priority date so that the month of publication is not in issue. Applicant has listed publication dates on the attached PTO-1449 based on information presently available to the undersigned. However, the listed publication dates should not be construed as an admission that the information was actually published on the date indicated.

Applicant reserves the right to establish the patentability of the claimed invention over any of the information provided herewith, and/or to prove that this information may

not be prior art, and/or to prove that this information may not be enabling for the teachings purportedly offered.

This statement should not be construed as a representation that a search has been made, or that information more material to the examination of the present patent application does not exist. The Examiner is specifically requested not to rely solely on the material submitted herewith.

Applicant has checked the appropriate boxes below.

- □ 1. Statement under 37 C.F.R. 1.704(d). Each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart application and this communication was not received by any individual designated in 37 C.F.R. § 1.56(c) more than thirty days prior to the filing of this information disclosure statement.
- 2. Filing under 37 C.F.R. § 1.97(b). This Information Disclosure Statement is being filed within three months of the date of filing of a national application other than a continued prosecution application (CPA), OR within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, OR before the mailing date of a first Office Action on the merits OR before the mailing of a first Office Action after the filing of a request for continued examination under 37 C.F.R. § 1.114. No statement or fee is required.
- 3. Filing under 37 C.F.R. § 1.97(c). This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a Final

Rejection, or Notice of Allowance, or an action that otherwise closes prosecution in the application.

- □ a. Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of information contained in this Information Disclosure Statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1).
- b. Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2).
- c. Attached is our PTO-2038 Credit Card Payment Form in the amount of

 in payment of the fee under 37 C.F.R. § 1.17(p).
- ☐ 4. Filing under 37 C.F.R. § 1.97(d) This Information Disclosure Statement is being filed more than three months after the U.S. filing date and after the mailing date of a Final Rejection or Notice of Allowance, but before payment of the Issue Fee. Enclosed find our PTO-2038 Credit Card Payment Form in the amount of \$180.00 in payment of the fee under 37 C.F.R. § 1.17(p); in addition:

a. Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1). b. Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2). 5. The document(s) was/were cited in a search report by a foreign patent office in a counterpart foreign application. Submission of an English language version of the search report that indicates the degree of relevance found by the foreign office is provided in satisfaction of the requirement for a concise explanation of relevance. 1138 OG 37, 38. 6. A concise explanation of the relevance of the non-English language document(s) appears below: □ 7. Copies of the documents are submitted herewith. 8. Copies of the documents were cited by or submitted to the Office in an IDS that complies with 37 C.F.R. § 1.98(a)-(c) in Application No._____, filed

which is relied upon for an earlier filing date under 35 U.S.C. § 120. Thus, copies of these documents are not attached. 37 C.F.R. § 1.98(d).

9. No copies of U.S. patents and patent application publications cited on the attached Form PTO-1449 are submitted in accordance with 1276 OG 55 because this application was filed after June 30, 2003.

10. It is expected that the examiner will review the prosecution and cited art in the parent application no(s). ______ in accordance with MPEP 2001.06(b), and indicate in the next communication from the office that the art cited in the earlier prosecution history has been reviewed in connection with the present application.

It is respectfully requested that the Examiner initial and return a copy of the enclosed PTO-1449, and indicate in the official file wrapper of this patent application that the documents have been considered.

The U.S. Patent and Trademark Office is hereby authorized to charge any fee deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

Liteth L. Holalik

Michelle K. Holoubek Agent for Applicant Registration No. 54,179

Date: <u>September 3, 2004</u> 1100 New York Avenue, N.W. Washington, D.C. 20005-3934 (202) 371-2600

OPEA	2								Page 1 of 2	
3 200	FORM PTO-1449 INFORMATION DISCLOSURE STATEMENT				ATTY. DOCKET NO.			Page 1 of 2 APPLICATION NO.		
200					2210.0020002 10/040,852 FIRST NAMED INVENTOR					
INFO					Tommy K. Eng					
STHAN	THE STATEMENT					001		ART UNIT 2825		
		1 3		U.S. PAT	ENT DOCUME	NTS				
EXAMINER INITIAL			OUMENT MBER	DATE	NAME	CL	ASS	SUB-CLASS	FILING DATE	
	AA1		60,356 B1	March 19, 2002	Eng			303 02.100	7.12.110	
	AB1									
	AC1	1								
	AD1									
	AE1	-								
	AF1				<u> </u>			 		
	AG1						_			
	AH1									
	Al1	-					-			
	AJ1									
	AK1	+-							·	
		1		EODEIGN B	ATENT DOCUM	MENTS		1		
EXAMINER	DOCUMENT				PATENT DOCUMENTS					
INITIAL			MBER	DATE	COUNTRY	CL	ASS	SUB-CLASS	TRANSLATION	
	AL1					i			Yes No	
		1							Yes	
	AM1	_							No	
	AN1								Yes No	
									Yes	
	AO1			_					No.	
·	AP1								Yes No	
	- 1			Including Author						
			Alcatel Telecommunications Review, 2nd Quarter, 1996, The Challenge of Designing Million- Transistor ASICs, H. Casier et al., pages 122-129							
	\ n	4	Transistor	ASICS, II. Casiei	et al., pages 12	12-129				
	AR	1								
			31st Dosis	n Automotion Co	nforonco® Con	Diogo CA tu	no 6 1	0 1004 Took	n alamı	
			31st Design Automation Conference®, San Diego, CA, June 6-10, 1994, Technology Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338							
	AS	<u>1</u>	ividping c	Joing (dzzy cogio	, oasan man ce	. di., pages oo	J-000			
	1.0	<u> -</u>								
· · · · · · · · · · · · · · · · · · ·	-		Layout Dri	ayout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design						
			ion Conference, pages 99-105							
	AT	1								
EXAMINER							DATE	CONSIDERED		

294925_1.DOC SKGF Rev. 12/03/03

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

OIPE			
_/ • · · · · · · · · · · · · · · · · · ·			Page 2 of 2
SEP 0 3 2004 FORM PTO-1449	ATTY. DOCKET NO. 2210.0020002 FIRST NAMED INVENTOR	APPLICATION NO. 10/040,852	
(E)	Tommy K. Eng FILING DATE ART UNIT		
INFORMATION DISCLOSURE STATEMENT	December 28, 2001	2825	

				U.S.	PATENT DOCUMENTS	S		
EXAMINER		DOCL	JMENT	DATE	NAME	CLASS	SUB CLASS	EII INC DATE
INITIAL	AA2	NOIVIE	SER .	DATE	IVAIVIE	CLASS	SUB-CLASS	FILING DATE
	AB2						 	
	AC2			 				-
	AD2							
	AE2							
	AF2							
	AG2							
	AH2						 	
	Al2							
	AJ2							
	AK2							
	/ 11 12	,		FOREIC	ATENT DOCUMEN	NTO		
EXAMINER		$\overline{}$		FUKEIG	IN PATENT DOCUMEN	NIS	1	
INITIAL			UMENT MBER	DATE	COUNTRY	CLASS	SUB-CLASS	
	AL2							Yes No
	AM2							Yes No
- A 11 -	AN2	1						Yes No
					11 () ()			Yes
	AO2	+						No Yes
	AP2		OTHER (I	ncluding Au	ıthor, Title, Date, Perti	inent Pages, etc.	<u> </u>	No
Hewlett-Packard Journal, February 1995, Volume 46, Number 1, Shortening the Time to Production of High-Performance Standard Cell ASICs, Jay D. McDougal et al., pages 9						<u>o Volume</u> 91-96		
	AS	2	Layout-Driven RTL Binding Techniques for High-Level Syntrhesis, Min Xu et al., 1996 IEEE, pages 33-38					
	AT	Proceedings of the IEEE 1989 Custom Integrated Circuits Conference, May 15-18, 1989, LOGOPT-Multi-Level Logic Synthesis and Optimization System, Ajit M. Prabhu, pages 4.1.1 - 4.1.4 T 2						
EXAMINER					· · · · · · · · · · · · · · · · · · ·	DATE	CONSIDERED	
EXAMINER: In	itial if reference	ence cor	nsidered, whet	her or not citation	on is in conformance with MP ication to Applicant.	EP 609. Draw line thr	ough citation if no	t in conformance